Mixed circuit testing is known to be a very di'cult task. This is due to the dificuloi of: testing the analog part of the circuit, controlling the digital signal from the analog outputs, observing the analog outputs in the digital circuit, controlling the analog circuitfrom the digital outputs and observing the digital signals in the analog circuit. As a solution to these problems, we propose an automatic test vector generation for mired circuits to pegorm functional testing. In this paper, a case of an analog block followed by a digital block is considered. The experimental results (simulation and discrete realiiation) show the eficiency of the automatic test generation technique.
Introduction
Recent improvements in fabrication technology have made possible the realization of reliable integrated circuits (ICs) containing both analog and digital functions on the same silicon chip. The problem of testing these circuits is, however, much more complicated than that of testing purely digital or analog ICs. The testing demands for each type of circuit are somewhat different. Digital circuit testing, very crudely, consists in checking that the pattem of 1's and 0's at the outputs comsponds to the pattem expected. Analog testing consists in measuring, for example, gain, bandwidth. distortion, impedance. noise, etc. So, different techniques have evolved for the two types of circuits which are difficult to integrate into a s u e Because the problems mentioned above are difficult to handle, generically specific solutions for standard mixed circuits both chip area and the number of U 0 pins will have to increase to accommodate the test requirements.
Alaa et al. 171 presented a steady-state-response test generation method for mixed-signal integrated circuits. This technique considers catastrophic faults only. Also, the circuit should be modified before being tested by this technique.
In this paper. a new test method for mixed-signal ICs is presented. The circuit is considered as an entity, so there is no need for circuit partitioning into analog and digital blocks. The proposed test generation technique consists of functional testing for the analog parts and test vector generation with constraints for the digital parts. This technique allows the test of every block under the conditions imposed by the other blocks. For purpose of consistency only the case of analog-digital circuits is considered. Figure 1 . Other configuration type of a mixed circuit is the subject of another paper. testing solution.
The rest of the paper is organized as follows: in section 2, the testing procedures for the analog circuit is first reviewed. The test vector generation with constraints (for digital circuit) and fault propagation from one block to another are then presented. Some experimental results are discussed in section 3. A conclusion is given in Section 4.
Analog-digital circuit testing
Testing a mixed-signal circuit means fin* out if the circuit meets some of its specifications. So, the problem of mixedsignal testing is to convert the parameter specifications from the analog domain to the digital domain.
In order to propose a test strategy for a mixed circuit. a testing technique for every block of the circuit is needed. The element testing technique will be used for analog circuits [81. For the digital circuit an automatic test vector generation technique based on BDD and boolean difference will be used as described in 1101.
To test an analog-digital circuit, Figure 1 , the digital block should be tested under the conditions imp06ed by the analog block. The effect of a faulty element in the analog block should be propagated through the digital block. The analog part of the A/D converter is considered as a part of the analog block and the digital part is considered as a part of the digital block. For the digital block, the constraints imposed by the analog and conversion blocks are taken into account in the testing procedure. Parametric or soft faults are defined by the circuit's functionality. In analog circuits. the concem is which parameters to select for testing and the accuracy to which they should be tested in order to detect the variations in the faulty components.
We know that the circuit's parameters depend on the circuit's elements. and finding a test set for the elements of the circuit consists in finding a set of parameters to be measured that guarantees maximum fault coverage of the elements. The maximum fault coverage of an element is defined as the minimum element deviation that can be observed by measuring one parameter. The element coverage is defined as the minimum element deviation that can be observed at one primary output parameter at least. To quantify the coverage of an element, we should compute the relative deviation of the faulty element. and, where the other elements are fault-free. their tolerances are taken from the circuit's technical notes.
The test vector generation method proposed here is based on graph modeling presented in [81. Graph modeling reduces the complexity of the relation between input and output, and also overcomes the nonlinearity of the system. Another advantage of graph modeling is that we can transform the problem of analog circuit testing to a known flow problem in graph theory.
As a test strateFy, we build a circuit graph. and then we cornpute the element s relative deviation. There are two kinds of element's relative deviations: The first is the relative deviation of a fault-free element, which is taken from the circuit's data sheets. 
Example 1
The second order band-pass filter, Figure 2 , is used to illusnate the testing procedure for analog circuits. The second order band-ass filter has eight elements (RI, R2. R3, R4, Rg, Rd. Note that if all the assignments are allow 9. Fc will be equal to 1. As a result, there is no constraint to satisfy while generating test vectors. If we ay to fmd an assignment to activate the fault and after that see if the fault can be ropa ated to a PO. we will find that in many cases. a great g a l $backtracking will berequlred. By mani p! * boolean functions, we can avoid backtracking and ob" drrectly the set of test vectors that actlvate the fault, propa ate the error. and satisfy the constraints atethe same m e . h e n , for a mxed circuit. the test vector (assignments to PIS) must satisfy 3 conditions: 1 ) activate the fault.
2)
propagate the fault to a primary output. and 3) satisfy the constramts imposed by the analog part. For example, the set - In this case. the logic value of 10 and that of 11 will be controlled by the same d o input. As Figure 3 is found to be fully testable, which means that 100% coverage -can be obtained. But, when it is a part of the mixed circuit. the fault cover e will change. The de ndency introduced by .$E analog artTave an d e c t on the &t coverage of the &@tal block. f or this circuit, we have found that 2 of the 18 uncalla sed single stuck-at faults considered become undetectable wten both circuits are connected. Nop that the faults 10 s-a-1 and 13 s-a-1 cannot be tested. since llnes 10 and 11 cannot be controlled to 0 and 0 respectively.
Analog fault activation
If wesap ly a signal in the analog p r i m 9 inpu!, all the PIS of the d g i 4 a r t controlled by th~s analog m ut wdl have a loglc value U to 0 or to 1. To test any elemenUparameter of the andog c h i t . the amplitude A and the frequency f must be chosen appropriately. The circuit of Figwe 5 will be used as a vehicle to introduce the test vector approach. To activate a fault, we must have difvalues at the output Vd of a comparator of the con%%%&k. Table 1 gives, for each parameter. to test, $E ndmg amphtude and frequency of the signal whch g o y b e applied to the analog c k t . The techniques for choosin the amplitudes and frequencies ( depending on the cut-off kequncies of the analog circuit) are described in [81.
To test a parameter T deviation ( ), two vectors are needed, one to test the upper bound of a arameter deviation and the other to test the lower bound, Tabg 1.
A parameter T is considered fault-free if its deviation is inside the tolerance box [-x,+x] (T E 1-x. +=I). othenvise it is faulty. Table 2 gives the notation of the used parameters. 2) An A/D converter whose two outputs are connected to the inputs 10 and 12 of the digital circuit.
3) The digital circuit which has two extemal primary inputs, 11 and 14. and two other inputs. 10 and 12, which are connected to the outputs of the A/D converter.
Suppose now that we are interested in testing the deviation of a parameter in the analog block. To test such a fault, we need to activate the fault: force a change in the behavior of at least one of the A/D converter outputs. We need also to propagate the error. Then, an appropriate assi ent to the primary in uts I1 and 14 must be chosen in order E w e have D or IT in at East at one of the primary outputs.
Suppose that the element Rd of the second order band-pass fil-4. is faulty. According to equation 2. a deviation in :Ethan 9.w cannot be tested. when the faulty element deviation is greater or equal to 9.9%. this fault can be tested by measurin the am lificabon gain Al. So if the A1 deviation e x d s ! % then l e fault can be observed at the output of the analog circuit, otherwise it cannot. To test whether or not A1 deviation is inside its tolerance box [-5%.5%]. the upper and lower bounds of the box should be tested. The first altemative is to observe the fault effect at the output of the com arator Col, Figure 4 . Then, a sine wave having a frequency of P Okhz and an amplitude B should be applied at the analog input of the mixed circuit. B should be chosen in order that the amplitude of Vd is greater than or equal to v,? . when the deviation is greater than or equal to -5%. and when the faulty element forces-Al to decrease from its nominal value by m m than 5%.Vd will be less than vr2. Consequently. we have to choose B = -' 1 2 will force ~b to switch from 1 to 0. So. in the fault-free case Vb is 1 and in the faulty case it is 0, which means that in the line 12 of the digital circuit we will have a composite value equal to D. The same thing will be done in order to test the upper bound of AI except take the circuit in Figure 4 . %U s cumt is composed of three sub-circuits:
that B -A. so. in h e 12 of the digital circuit, we will have
D.
In order to find an assignment to the input lines !1 and 14, we first generate the OBDD of the output Vol with IO=D and lZ= and we check whatever or not there exists a node correspondmg to D in this OBDD. If there does, the fault can be propagated to this output. Otherwise, we generate the OBDD of one of the other outputs.
The OBDDs of Vol and V02 constructed with lO=D and 12 = are represented in Figure 6 . Note that we can propagate the fault at either of the two outputs. since in the corresponding OBDDs we have a node D. Then. when we set 11=1, the fault is propagated toVol. and when we set 11=1 and 14=1, the fault is propagated to both outputs Vol and V02.
pro agation of the error caused by the analog fault to an output o?the mixed circuit. The automation of the proposed test vector generation is possible. To obtain a test vector for an element of an analog circuit, the following procedure is used. First, for each element, the parameter that is the most sensitive to a deviation in the element is taken. Using Table 1 , we find an analog signal that will activate the fault. In other words, we choose an amplitude and a frequency that sets D or at one of the primary outputs of the conversion block. When "all the possibilities are studied'. in other words, when all the cases that allow to have D or at one of the primary outputs of the conversion block has been tried, and the fault cannot be propagated through the digital block. it is impossible to test the fault by measuring the deviation induced on T. Then. we look for another parameter from the parameter set ({ T } ) of When all the parameters of the element X, have been studied without success. any deviation in this element cannot be Seen at any primary output of the mixed circuit. Here, we have supposed that all the POs of the mixed circuit come from the digital block.
Experimental results
In order to show the effectiveness of the proposed test generation technique, the results are given for two examples: the first one is presented in Figure 4 . The second example is composed of a fifth order low-pass chebyshev lilter, a conversion circuit made of 15 com arators and 16 resistors. and a digital circuit. one of the ISCAb5 benchmark circuit [lll.
Test vectors are generated for the mixed circuit of Figure. 4. In case 1, the analog, digital and conversion blocks are considered separately. Thus, we have a direct access to PIS and Pos of every block.
As shown in example 2. in order to have the best coverage of all the elements in the analog circuit, when single fault is considered. the parameters A1 and A2 have to be tested. If the arameter deviation is less than 5% then the element error is ress than the computed element deviation (E.D). We have found that the same E.D can be tes@ for +e analogcircuit in case 1 and case 2. The A/D conversion testmg is slrmlar to the analog testing since.we propose to,test the elements (Rcl, Rc2. Rc3) of the circlllt by measunng the voltage references (vt1,vQ). The element deviation (E.D.) found is the same in case 1 and case 2.
The digital circuit is fully testable when it is considered alone. But when the digital block is a yt of the mixed circuit. the number of undetected faults (NUFPn 2. Two faults became untestable due to the constraints imposed by the analog block.
Example 3
In this example. the analog block is a fifth-orderchebychev ied the case when ody one primary output of the conversion block behaves differently in a faulty and in a fault-free circuit. It is shown in Table 5 that, for the circuit C499, if a deviation in the amplitude is less than -5%. then analog faults cannot be propagated through 4 comparators. This means that the reference voltages connected to those comparators cannot be tested. Then. all the reference voltages should be tested in order to have the best coverage of all the resistors of t h i s block. Note also. that for the same circuit, any deviation greater than 5% in the gain can be propagated through any comparator to a primary output. The Chebychev filter is composed of three blocks. Even when we have access to the ou ut of analog block, some elemen! R5. In fact, a deviation less than 113% in R5 may not be tested if the worst case is considered ( Table 3 ). Note that. in case 2, when the output of the third block of the chebychev filter is COnneCted to the CO~VWSiOn block, the ekment are tested For the digital block, the results obtained for some benchmark circuits are shown in Table 4 . This table shows. for each cbmit. the number of primary inputs (#PD. number of primary ou uts(p0). the number of collapsed faults. It shows also. for and the time in both cases (With and without constraints).
ment cannot be tested accurate ' p y. This is the case of the ele- Table 6 gives the results of the conversion-block-elements testing in case 1, whereas Table 7 gives the results for the conversion-blockelement testing in case 2.
According to Table 6 . R5 can be tested for a deviation of 62% when the Wnversion-block in UB and outputs can be between digital inputs, when the digital block is the 4 3 2 circuit, R5 is tested by a deviation greater than 71%. in the worst case, through the comparator connected to Vt6 (Table 7) . the computed worst case com nt deviation forces the measured perf~rmance deviation ED) to be out of its tolerance
We have found that a fault which is even less than the computed component deviation (CD) can be detected, Table 8 . This means that our computation is very pessimistic since we consider the worst case, and this does not occur frequently. + , we have observed that every fault ater than the CD is easdy detected at the output of the digitalf&k. box ([-5%,+5%]). Table 8 shows the performances to be measured 0. components (C), the deviahon at which they are tested (CD) and the measured parameter deviation (MPD). It is obvious that all the component deviations can be detected, since this deviation deviation forces the measured parameter to be out of its tolerance box. The components are tested with the same muracy when the analog circuit is considered alone and when it is a part of the mixed circuit of Figwe 8. This is the fact that all the considered faults can be propagated through the digital circuit. For the digital circuit, we have injected faults (stuck-at 0 and stuck-at 1) at the inputs of the 4-bit adder. 
R.

Conclusion
In this paper we have proved that a mixed circuit can be tested as enuty without modification. The analog in uts can be easily activated and the fault can be propagated Lough the digital block using an algebraic method based on BDDs. For digital circuit testmg. the c m n t implementation uses the single stuck-at fault model. The dependency introduced by the connection of the blocks (digital. analog and conversion) makes test vector generation harder for test enerators based on gate-level representation. We used an afgebraic method based on OBDD re resentation that allows us to efficiently manipulate boolean ~!~tions. The constraints imposed by the anal0 block a~ taken into account dunng test vector generation. &nulation results as well as the practical validation confirm the effeciency of the proposed method.
